

(11) Publication number:

04323834 A

## PATENT ABSTRACTS OF JAPAN

Generated Document.

(51) Intl. Cl.: H01L 21/336 H01L 29/784 H01L 21/205

H01L 21/84

(21) Application number: 03092119

(22) Application date: 23.04.91

(30) Priority:

(43) Date of application publication:

(84) Designated contracting

13.11.92

states:

(71) Applicant: SEIKO EPSON CORP

(72) Inventor: OKA HIDEAKI

(74) Representative:

## MANUFACTURE THEREOF (54) SEMICONDUCTOR **DEVICE AND**

(57) Abstract:

a fluorine content in a polycrystalline current of an insulated gate type field effect transistor by a method wherein semiconductor layer is controlled to be not higher than 1×1018/cm3. PURPOSE: To reduce the OFF


CONSTITUTION: A polycrystalline semiconductor layer 109 mainly

regions 110. The source/drain regions 1×1018/cm3. It is to be noted that the annealing treatment for the activation method with mixed gas composed of ike and hydrogen gas with a ratio of insulating layer 107 which is to be a the OFF current of an insulated gate monosilane, disilane, trisilane or the polycrystalline semiconductor layer 110 formed by ion implantation are respectively. With this constitution, is performed in a plurality of times controlled as to be not higher than activated by annealing. A fluorine type field effect transistor can be :20-1:200 as reactive gas. Then 109 is formed by a plasma CVD made of silicon is formed on an impurities to form source/drain fluorine ions are implanted as semiconductor layer 109 is so content in the polycrystalline with different temperatures gate insulating film. The

COPYRIGHT: (C)1992, JPO& Japio

04323834 A

5/10/01



5/10/01

04323834 A